






Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
Community
Ask the community for help and clear up your study doubts
Discover the best universities in your country according to Docsity users
Free resources
Download our free guides on studying techniques, anxiety management strategies, and thesis advice from Docsity tutors
The process of designing an embedded system on an fpga using the nios ii softcore processor, altera cyclone device, and quartus ii design software. The design includes a 4kib instruction cache, on-chip sram, jtag uart, and parallel ports for input and output. The document also covers the design environment, fpga cyclone and nios ii components, and the schematic design process.
Typology: Essays (university)
1 / 10
This page cannot be seen from the preview
Don't miss anything!
Embedded System design example René Beuchat Laboratoire d'Architecture des Processeurs rene.beuchat@epfl.ch
System to design, requests Softcore processor: NIOSII standard version 4kiB instruction cache no data cache Memories: on-chip memory SRAM, 16 kiB with 32 bits width epcs controller for external Flash memory Programmable interfaces: JTAG UART for debug purpose Parallel port In 8 bits Parallel port Out 8 bits
FPGA Cyclone NIOS II JTAG debug SRAM internal 32 kiB EPCS ctrl Avalon Bus JTAG UART PIO 8 bits In PIO 8 bits Out General Bloc Schematic JTAG connection Through USB^ JTAG Switches LEDs Serial Flash Memory
How to design it?
SOPC Add Components
SOPC View
Next steps: work on the board