Docsity
Docsity

Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity


Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan


Guidelines and tips
Guidelines and tips

FET High Frequency Response, Study notes of Electronics

FET High Frequency Response models and circuits

Typology: Study notes

2023/2024

Uploaded on 12/11/2024

ernie-kim
ernie-kim 🇺🇸

7 documents

1 / 3

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
ELEC 302 FET High Frequency Models 1
HIGH-FREQUENCY MODELS OF THE FET
For high-frequency analysis, the relationships must be modified to include the following two
effects:
1. The JFET structure acts as a parallel plate capacitor when viewed from the gate and
source terminals, with the gate and channel forming the two plates.
2. The majority carriers require a finite transition time to cross the source to gate
channel.
The frequency-dependent components are: Cgs - gate-to-source capacitance, Cgd - gate-to-
drain capacitance (sometimes called the overlap capacitance), and Cds - drain-to-source
capacitance. Since Cgs >> Cds , Cds can usually be ignored.
The drain-source capacitance, Cds , is small and therefore does not appreciably affect the
high-frequency response of the FET. The two remaining capacitances can be modeled as
voltage dependent capacitors with values determined by the following expressions:
m
o
GS
gso
gs V
C
C
÷
÷
ø
ö
ç
ç
è
æ+
=
y
1
and
m
o
GD
gdo
gd V
C
C
÷
÷
ø
ö
ç
ç
è
æ+
=
y
1
, where
Cgso, Cgdo are the zero-bias gate-source and gate-drain junction capacitances,
respectively, in Farads;
VGS, VDS are the quiescent gate-source and drain-source voltages, respectively;
m is the gate p-n grading coefficient (SPICE default = 0.5);
y
o is the gate junction (barrier) potential, typically 0.6 V (SPICE default = 1V).
The frequency dependent elements for the MOSFET can be obtained in the same manner as
the JFET.
The capacitance formed by the oxide layer at the gate is defined as
CWL
t
CWL
ox
ox
ox
ox
= = ¢
Î
,
where
Cox is the oxide capacitance formed by the gate and channel
¢
Cox
is the oxide capacitance per unit area
Î
ox is the permittivity of the oxide layer (silicon oxide -SiO2: 3.9
Î
o)
tox is the thickness of the oxide layer (separation between the gate and channel)
W, L are the width and the length of the channel under the gate, respectively.
The permittivity of vacuum is,
Î
o = 8.851´ 10-12 F/m. The oxide capacitance per unit area
can be calculated from physical parameters:
÷
÷
ø
ö
ç
ç
è
æ
=
¢2
2
1
PO
DSS
ox V
I
C
µ
, for depletion MOSFETs (10.7-4a)
( )
KCox 2
1
µ
=
¢
, for enhancement MOSFETs, (10.7-4b)
where
µ
is the charge mobility (typically 600 cm2/V-s for n-channel, 200 cm2/V-s for
p-channel.
pf3

Partial preview of the text

Download FET High Frequency Response and more Study notes Electronics in PDF only on Docsity!

HIGH-FREQUENCY MODELS OF THE FET

  • For high-frequency analysis, the relationships must be modified to include the following two effects: 1. The JFET structure acts as a parallel plate capacitor when viewed from the gate and source terminals, with the gate and channel forming the two plates. 2. The majority carriers require a finite transition time to cross the source to gate channel.
  • The frequency-dependent components are: Cgs - gate-to-source capacitance, Cgd - gate-to- drain capacitance (sometimes called the overlap capacitance), and Cds - drain-to-source capacitance. Since Cgs >> Cds , Cds can usually be ignored.
  • The drain-source capacitance, Cds , is small and therefore does not appreciably affect the high-frequency response of the FET. The two remaining capacitances can be modeled as voltage dependent capacitors with values determined by the following expressions: m o GS gso gs V

C

C

÷

÷

ø ö ç ç è æ

y

and (^) m o GD gdo gd V

C

C

÷

÷

ø ö ç ç è æ

y

, where Cgso , Cgdo are the zero-bias gate-source and gate-drain junction capacitances, respectively, in Farads; VGS , VDS are the quiescent gate-source and drain-source voltages, respectively; m is the gate p-n grading coefficient (SPICE default = 0.5); y o is the gate junction (barrier) potential, typically 0.6 V (SPICE default = 1V).

  • The frequency dependent elements for the MOSFET can be obtained in the same manner as the JFET.
  • The capacitance formed by the oxide layer at the gate is defined as C

WL

t ox^ ox C^ WL ox = = (^) ox ¢ Î , where Cox is the oxide capacitance formed by the gate and channel Cox ¢ is the oxide capacitance per unit area Î ox is the permittivity of the oxide layer (silicon oxide - SiO 2 : 3.9 Î o ) tox is the thickness of the oxide layer (separation between the gate and channel) W , L are the width and the length of the channel under the gate, respectively.

  • The permittivity of vacuum is, Î o = 8.851´ 10 -^12 F/m. The oxide capacitance per unit area can be calculated from physical parameters: ÷

÷

ø ö ç ç è æ ¢ (^) = 2

PO DSS ox V

I

C

μ , for depletion MOSFETs (10.7-4a) Cox ( 2 K )

¢ (^) = , for enhancement MOSFETs, (10.7-4b) where μ is the charge mobility (typically 600 cm^2 /V-s for n-channel, 200 cm^2 /V-s for p-channel.

  • For a MOSFET operating in saturation, the relevant capacitances for the small-signal high- frequency model are, (^) C (^) gs = C (^) ox + C (^) gsoW

and C (^) gd = C (^) gdoW , (10.7-6) where Cgso , Cgdo are the zero bias gate-source and gate drain capacitances, respectively (typically Cgso = Cgdo = 3 ´ 10 -^12 F/m), and are related to Cox ¢.

  • The capacitances in the high-frequency small-signal model of the MOSFET are relatively constant over the frequency range.
  • Note also that the MOSFET zero bias capacitance has dimensions of F/m and in the JFET, it has units of F.
  • Although the values of the components are different, the JFET and MOSFET share the same small-signal model arrangement shown in Figure 10.7-1. C (^) gd C (^) gs r (^) d C (^) ds g (^) m v (^) gs v o

v (^) gs Figure 10.7-1. Accurate FET High-frequency Model

  • Since Cds is small compared to Cgs , the drain-source capacitance may be ignored in most analysis and design situations, and the simplified model shown in Figure 10.7-2 may be used. C (^) gd C (^) gs r d g (^) m v (^) gs v o

v (^) gs Figure 10.7-2. Simplified FET High-frequency Model

  • Circuit parameters, at specific bias conditions, obtained from the manufacturers' data sheets is usually provided in terms of y- parameters: the common-source short-circuit input capacitance Ciss , reverse transfer capacitance Crss , and output capacitance, Coss are provided: Cgd » Crss (10.7-7) Cgs » Ciss - Crss (10.7-8) Cds » Coss - Crss (10.7-9)
  • The maximum operating frequency, w T , is the frequency at which the FET no longer amplifies the input signal: that is, the dependent current source gmvgs is equal to the input current.

( gs ds )

m T C C g

w =. (10.7-10)

  • In general, BJTs have higher maximum operating frequencies than FETs. Two factors are responsible for the lower frequency performance of FETs compared to BJTs: