Docsity
Docsity

Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity


Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan


Guidelines and tips
Guidelines and tips

ASYNCHRONOUS COUNTER DESIGN, Lecture notes of Engineering

System level design of digital logic circuits using hardwired and programmable logic devices. ROMs, PROMs, and PLAs. Synchronous and asynchronous circuit design and analysis.

Typology: Lecture notes

2021/2022

Available from 12/22/2022

galaxy-a-1
galaxy-a-1 🇺🇸

13 documents

1 / 16

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
ASYNCHRONOUS COUNTER
DESIGN 1
ASYNCHRONOUS COUNTER DESIGN
Asynchronous refers to the events that
do not occur at the same
The flip-flops in an asynchronous
counter do not have a common clock
pulse and therefore do not change
states exactly the same time.
The clock input of an asynchronous counter
is always connected only to the LSB ff.
Asynchronous counters are commonly
referred to as ripple counters.
pf3
pf4
pf5
pf8
pf9
pfa
pfd
pfe
pff

Partial preview of the text

Download ASYNCHRONOUS COUNTER DESIGN and more Lecture notes Engineering in PDF only on Docsity!

ASYNCHRONOUS COUNTER

DESIGN^

ASYNCHRONOUS COUNTER DESIGN ^ Asynchronous

refers to the events that

do not occur at the same  The flip-flops in an

asynchronous

counter

do not have a common clock pulse and therefore do not changestates exactly the same time. ^ The clock input of an asynchronous counteris always connected only to the LSB ff.  Asynchronous counters are commonlyreferred to as

ripple counters

ASYNCHRONOUS COUNTER

DESIGN^

2-bit Synchronous Counter 1

ASYNCHRONOUS COUNTER

DESIGN^

2-bit Synchronous Counter 2

ASYNCHRONOUS COUNTER

DESIGN^

2-bit Synchronous Counter 2

ASYNCHRONOUS COUNTER

DESIGN^

2-bit Synchronous Counter 3

ASYNCHRONOUS COUNTER

DESIGN^ Propagation Delay

^ Asynchronous counters are commonlyreferred to as

ripple counters

^ The effect of the input clock is first “felt” bythe first ff (ff1) ^ There is then another propagation delaythrough ff2 before ff3 can be triggered.  Therefore, the effect of an input clockpulse “ripples” through the counter,taking some time, due to propagationdelays, to reach the last ff.

ASYNCHRONOUS COUNTER

DESIGN^ Propagation Delay A 4-bit^ asynchronous

binary counter is shown. Determine the

output of each flip-flop and the propagation delay.

ASYNCHRONOUS COUNTER

DESIGN^ Propagation Delay

ASYNCHRONOUS COUNTER

DESIGN^ Propagation Delay

ASYNCHRONOUS COUNTER

DESIGN^ Propagation Delay

ASYNCHRONOUS COUNTER

DESIGN^

Flip-Flop Excitation Tables