Docsity
Docsity

Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity


Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan


Guidelines and tips
Guidelines and tips

CS120A Homework #1: VHDL Coding and Digital Logic Design, Assignments of Computer Science

The cs120a homework #1 assignment for a digital logic design course. The assignment includes various tasks related to vhdl coding, truth tables, equation derivation, and circuit construction using boolean algebra and 2-input gates. Students are expected to write the structural vhdl code for a given circuit, derive the truth table for a boolean function, convert the function to different formats, and construct the circuit using logic gates.

Typology: Assignments

2009/2010

Uploaded on 03/28/2010

koofers-user-cpj-2
koofers-user-cpj-2 🇺🇸

10 documents

1 / 1

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
CS120A – Homework #1
Given June 27, 2002. Due July 2, 2002
1. Write the structural VHDL code for the circuit below. You need to include both the entity
and architecture sections. Assume that all the needed components are already defined. (3)
A B C
F
2. Derive the truth table for the function
F = (AB' + BC )' (A B') (3)
3. From the truth table obtained in question 2, derive the equation for F using the shorthand
notation in the product-of-maxterms format. (3)
4. Use Boolean algebra to convert the function
F = (AB' + BC )' (A B')
to its sum-of-products format. (3)
5. Using basic 2-input gates, and NOT gates, construct the circuit for the function
F = (AB' + BC )' (A B')
without any simplification of the equation. (3)
6. Use Boolean algebra to simplify the following equation as much as possible and draw the
circuit for it. (3)
F = (AB' + BC )' (A B')

Partial preview of the text

Download CS120A Homework #1: VHDL Coding and Digital Logic Design and more Assignments Computer Science in PDF only on Docsity!

CS120A – Homework

Given June 27, 2002. Due July 2, 2002

  1. Write the structural VHDL code for the circuit below. You need to include both the entity and architecture sections. Assume that all the needed components are already defined. (3)

A B C

F

  1. Derive the truth table for the function

F = ( AB' + BC ) ' ⊕ ( A  B' ) (3)

  1. From the truth table obtained in question 2, derive the equation for F using the shorthand notation in the product-of-maxterms format. (3)
  2. Use Boolean algebra to convert the function

F = ( AB' + BC ) ' ⊕ ( A  B' )

to its sum-of-products format. (3)

  1. Using basic 2-input gates, and NOT gates, construct the circuit for the function

F = ( AB' + BC ) ' ⊕ ( A  B' )

without any simplification of the equation. (3)

  1. Use Boolean algebra to simplify the following equation as much as possible and draw the circuit for it. (3)

F = ( AB' + BC ) ' ⊕ ( A  B' )